Physical implementation

Physical implementation

The 8080 integrated circuit used enhancement load nMOS gates and was manufactured in a process using a minimum feature size of 6 µm. A single layer of metal was used to interconnect the approximately 6,000 transistors in the design (the higher resistance polysilicon layer required to implement transistor gates was also used for some interconnects). The die size was approximately 20 mm².